Abstract
Introduction
The increasingly high requirements on the performance and integration levels of integrated circuits (ICs), in conjunction with a necessity to reduce Time-to-Market require revision of existing design methods. For the past 25 years, a common design method has been "captureand-simulate" [l] . New, structured design flows allow handling of large device complexities, device performance optimization, and concurrent development [11-[21-[31. Such design methods are based on hierarchical specifications, and verification, and the associated design activities: synthesis and analysis respectively [4] . Hierarchical design methods and "describe-and-synthesize" are therefore gaining popularity in digital IC design [11-[2] - [3] . This paper introduces the concept of a hierarchical design flow and studies its merits for digital IC design (section 2). To extend these benefits to both embedded software development (section 3) and mixed analogue / digital design (section 4), expansion of the flow was examined in an industrial environment. The results of the explorations are summarized in section 5.
Hierarchical digital design flow

Design f l~w characteristics
A top-down hierarchical design flow was successfully used for the development of several digital ICs at PCALE [2] - [3] . Figure 1 depicts the (formal) description levels and verification steps in the flow. The description levels are similar to the levels proposed in [11-[2] - [3] , where the feasibility and usefulness of the approach are shown. Each description level in the flow is a partial implementation of the device under development, but also an increasingly more detailed formal specification.
The principal characteristics of each of the description levels are listed in table 1. At later stages of a design, implementation restrictions may require modifications to the device behaviour. When discovered, these modifications are back-annotated to higher description levels. Simulation and verification are repeated. However, iterations rarely span more than two description levels. The extra effort is compensated for by the inherent reduction in the number of design errors.
Verification
Because for example word length effects result in small functional differences between AL and HL, design verification at this level cannot be bit-accurate (figure 1). Algorithm and formal IC specification (HI,) are therefore subjectively compared on the basis of simulations. From 0-8186-7156-4/95 $4.00 0 1995 IEEE Functional verification of hardware prototypes is performed by using the HL description (VHDL) as an exact (pin compatible) reference for an IC (figure 1). Stimuli are applied to the device at full frequency, and its response is recorded and compared (off-line) to HL output (bit-accurately). In addition to functional verification, hardware is tested under various electrical conditions. 
Experimental results
Advantages
A hierarchical desigin flow, such as the one previously described, has the following advantages: the same formalism (i.e. VHDL) is used for all descripconcurrent developme.nt (engineering) is facilitated the risk of functional mors is reduced, early design flaw detection is facilitated, and iteration loops are kept short models are easily maintainable for (future) reuse, redesigns are consequently simplified Time-to-Market is re'duced effectively (by a factor of about 2, according to [ 11) tion levels throughout the design ware, and hardware specific driver software. The component layer moulds the bare functionality of the hardware (HW) into the logical functionality required for software (SW) design. The two higher layers in the model consist of software only. The system control layer combines the functions of several component layer modules. Such subsystems are the basic abstraction of hardware functionality, arranged according to the structure of the software. The user control layer combines all software functionality and provides a user access to, and feedback from the system.
Hardware I Software Codesign Characteristics
Hardware / software codesign is a method for concurrent development of individual component layer modules (figure 2), consisting of digital hardware and associated driver software. Concurrent development provides for a reduced Time-to-Market, as hardware and software design are performed concurrently instead of consecutively. Furthermore, the risk of functional errors is reduced, as both hardware and software design benefit from extensive verification, and from close cooperation with the other.
The advantages of hierarchical flows (listed in section 2) inspired the development of a hierarchical hardware / software codesign flow (figure 3). In this flow the hardware column is identical to figure 1. The software description levels however have different characteristics (table 3).
The hardware 1 software algorithm (U) is basically not different from the algorithm for digital hardware design. No distinction is made between hardware and software. An instruction-execution based specification style
[l] in VHDL is well suited for hardware / software algorithms. Commands issued by higher layer software modules (figure 2) are executed, under the assumption that processing power is sufficiently available [61.
The behavioural description (HL) in the software column consists of algorithmic implementations of driver tasks in VHDL. Software processing power is assumed to be adequately available, dedicated hardware resources are limited. All of the concurrent driver tasks are served instantaneously, upon request [6] . However, communications channels to the hardware, provided by an elementary micro controller emulator (pC-emu), have to be shared between driver tasks. The ML description contains the same software tasks as the HL, but statements are executed strictly sequentially. A real time kernel (operating system) is implemented to allocate priority to competing driver tasks [6] .
The library level description (LL) represents the microcode of the driver software. It is strictly sequential, and ready-to-run on a system micro controller or microprocessor. To allow for performance and timing analysis through VHDL simulations, a vehicle which emulates hardware execution (pC-emu, figure 3) may be needed. The software may subsequently be released for incorporation in a complex suite of system software (as in figure 2 ).
In literature, several possible hardware 1 software codesign problem areas are identified. The most relevant issues are tackled in the following paragraphs.
Cospecification
If an algorithm (AL) is set up as an instruction-execution specification in VHDL, at the start of system development, it can serve as a hardware I software cospecification, provided the description does not prescribe an implementation nor a partitioning (table 3) .
At the behavioural (HL) level, hardware and software are specified in separate descriptions, but in the same for- malism (VHDL). The software HL specifies driver behaviour, in a timing causal manner. If hardware and software HL are combined in one VHDL environment (as in figure  3 ), hardware / software cospecification results at this level also (as in [6]).
Partitioning and Integration
Architectural synthesis tools [7] may prove useful to support hardware / software partitioning, which has so far been performed manually. As VHDL is the formalism used at the behavioural level, modifications of the partitioning are straightforward ( figure 3) . Parts of the software description can be cut and pasted into the hardware description, and / or vice versa.
Cosimulation and Verification
To enable cosimulation and verification, a micro controller emulator (pC-emu, figure 3 ) is needed to virtually run the driver software on. For behavioural and register transfer level descriptions the emulator is a rudimentary (VHDL) model of the micro controller, implementing clock cycle based I/O protocols only. The VHDL emulator therefore consists of a small set of read and write instructions. For the library level (microcode), a more sophisticated model, performing accurate microcode execution, is required. This model enables cycle based timing analysis.
Hardware / software verification is performed on the basis of VHDL simulations. In our experiments we found that hardware / software verification benefits from concurrent development. The number of hardware and software design errors is effectively reduced. Furthermore, stimuli generation is simplified, as the driver software translates logically abstract, but intelligible instructions into appropriate, but hardly comprehensible communication actions.
After hardware-only prototype evaluation (section 2), co-evaluation is performed. A real time micro controller emulator is connected ID the hardware evaluation environment. The emulator runs the driver software, and allows real time interactive software debugging.
Experimental Results
Hardware / software codesign experiments have so far been reslricted to control oriented implementations in which hardware handles real time tasks under software control, with the results listed in table 4 . The efforts for the two equally complex dlevices are different, because several design VI blocks were reused in design VII.
The effort for both devices in table 4 is comparable to the data in table 2 . However, hardware / software codesign in combination with rapid prototyping [8J results in not only engineering samples, but also dnver software and CPLD (complex programmable logic device) prototype boards. The early availability of software and CPLD prototypes led to a functional prototype system, even before the IC designs (VI and VII) were transfened to a foundry.
Conclusions
Present day formalisms such as VHDL and design tools allow effective hardware / software codesign, with the following advantages: models are easily m-kntainable for (future) reuse the risk of functional errors in both hardware and software is reduced, and iteration loops are kept short concurrent development is supported, and even recommended to increase development speed the Time-to-Market for hardware and associated driver software is effectively reduced in combination with rapid prototyping, hardware / software codesign allows for early system integration Most of the hardware / software codesign obstacles mentioned in literature can be overcome fairly easily.
Mixed analogue / digital design
Analogue / Digital Design Flow Characteristics
Traditional analogue design methods focus on the structure (transistor) and geometry (layout) domains.
However, mixed analogue / digital coverification (similar to section 3) in these domains is practically infeasible, because circuit simulations are slow. A hierarchical mixed signal design flow (figure 4), which starts in the function domain, for software (SW), digital hardware (DHW), and analogue hardware (AHW), is therefore proposed [lll.
The digital hardware and software columns are identical to figure 4 , the analogue hardware description levels are defined in The library level (LL) description is the transistor implementation of an analogue device. Simulation of analogue behaviour at this level is accurate, but extremely slow, and therefore used to verify specific implementation aspects such as timing and signal integrity only.
Cosimulation and verification
Designers working in either the digital hardware, or the software column, are uninterested in detailed analogue behaviour. They use the analogue HL description as a functional reference. Analogue designers in turn use the digital hardware and software HLs.
Experimental Results
yielded the results in table 6.
Mixed analogue /digital design flow experiments have
Conclusions
The proposed analogue modelling is feasible, and the benefits of a hierarchical design flow apply to analogue design as well [llJ. However with the future extension of VHDL towards the analogue domain, VHDL-A, more detailed descriptions of the analogue behaviour can be made. This may facilitate the incorporation of parasitic analogue behaviour at the behavioural level, providing more accurate system models.
Discussion
Hierarchical design flows for digital IC design exhibit 
